


Fitting: take U12 and U13, chips and sockets, off the Rev 1.0 ACE Board. The patch mounts underneath it, front side up: pin headers from J1 go into U12's holes and from J2 into U13's, soldered on both boards. U1 and U2 are on the back, hanging below; trim their leads flush on the front. U13's pin 1 is 23.00 mm from U12's along the row, so J2 sits 23.00 mm from J1.

LOADL and LOADH go high only on a write to the bank register, $83FF or $87FF, while PHI2 is high: A9·A8·(A0–A7 all ones), with IO1 for LOADL and B18 for LOADH, and /WB. U17_PIN8 is the 74HC30's output, /(A0–A7).

A.C. Wright Design		
Sheet: /		
File: ACE_RAM_Patch.kicad_sch		
Title: AC6502 ACE RAM Patch		
Size: A4	Date: 2026-09-24	**Rev: 1.1**
KiCad E.D.A. 10.0.3		Id: 1/1